Sciweavers

631 search results - page 113 / 127
» Composable memory transactions
Sort
View
ISCA
2006
IEEE
138views Hardware» more  ISCA 2006»
14 years 1 months ago
Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs
We present Program Demultiplexing (PD), an execution paradigm that creates concurrency in sequential programs by "demultiplexing" methods (functions or subroutines). Cal...
Saisanthosh Balakrishnan, Gurindar S. Sohi
ASPDAC
2006
ACM
158views Hardware» more  ASPDAC 2006»
14 years 1 months ago
Analysis of scratch-pad and data-cache performance using statistical methods
— An effectively designed and efficiently used memory hierarchy, composed of scratch-pads or cache, is seen today as the key to obtaining energy and performance gains in data-do...
Javed Absar, Francky Catthoor
CODES
2005
IEEE
14 years 1 months ago
Rappit: framework for synthesis of host-assisted scripting engines for adaptive embedded systems
Scripting is a powerful, high-level, cross-platform, dynamic, easy way of composing software modules as black boxes. Unfortunately, the high runtime overhead has prevented scripti...
Jiwon Hahn, Qiang Xie, Pai H. Chou
ICPP
2005
IEEE
14 years 1 months ago
Toward Effective NIC Caching: A Hierarchical Data Cache Architecture for iSCSI Storage Servers
In this paper, we present a hierarchical Data Cache Architecture called DCA to effectively slash local interconnect traffic and thus boost the storage server performance. DCA is ...
Xiaoyu Yao, Jun Wang
MMM
2005
Springer
148views Multimedia» more  MMM 2005»
14 years 1 months ago
Paving the Last Mile for Multi-Channel Multimedia Presentation Generation
Users of multimedia applications today are equipped with a variety of different (mobile) devices that each come with different operating systems, memory and CPU capabilities, netw...
Ansgar Scherp, Susanne Boll