Sciweavers

1474 search results - page 16 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
15 years 2 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
DPHOTO
2010
176views Hardware» more  DPHOTO 2010»
15 years 3 months ago
Low-cost space-varying FIR filter architecture for computational imaging systems
Recent research demonstrates the advantage of designing electro-optical imaging systems by jointly optimizing the optical and digital subsystems. The optical systems designed usin...
Guotong Feng, Mohammed Shoaib, Edward L. Schwartz,...
IPPS
2000
IEEE
15 years 6 months ago
Parallel Low-Level Image Processing on a Distributed-Memory System
The paper presents a method to integrate parallelism in the DIPLIB sequential image processing library. The library contains several framework functions for di erent types of opera...
Cristina Nicolescu, Pieter Jonker
JVCIR
2008
92views more  JVCIR 2008»
15 years 2 months ago
Hardware implementation of a disparity estimation scheme for real-time compression in 3D imaging applications
This paper presents a novel hardware implementation of a disparity estimation scheme targeted to real-time Integral Photography (IP) image and video sequence compression. The soft...
Dionisis Chaikalis, Nikos Sgouros, Dimitris Maroul...
VLSID
2007
IEEE
130views VLSI» more  VLSID 2007»
16 years 2 months ago
Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform
The Discrete Wavelet Transform (DWT) forms the core of the JPEG2000 image compression algorithm. Since the JPEG2000 compression application is heavily data-intensive, the overall ...
Rahul Jain, Preeti Ranjan Panda