Sciweavers

1474 search results - page 190 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
ISSA
2008
13 years 10 months ago
Application of Message Digests for the Verification of Logical Forensic Data
A message digest is a fixed length output produced by applying a cryptographic algorithm on input binary data of arbitrary length. If the input data changes even by one bit, the g...
Pontjho Mokhonoana, Martin S. Olivier
ISCAS
2006
IEEE
122views Hardware» more  ISCAS 2006»
14 years 3 months ago
256-channel integrated neural interface and spatio-temporal signal processor
Abstract- We present an architecture and VLSI implemen- Various strategies in the analysis of spatio-temporal dynamtation of a distributed neural interface and spatio-temporal ics ...
J. N. Y. Aziz, Roman Genov, B. R. Bardakjian, M. D...
TCOS
2010
13 years 4 months ago
Green Secure Processors: Towards Power-Efficient Secure Processor Design
With the increasing wealth of digital information stored on computer systems today, security issues have become increasingly important. In addition to attacks targeting the softwar...
Siddhartha Chhabra, Yan Solihin
IEEESP
2006
130views more  IEEESP 2006»
13 years 9 months ago
Securing Embedded Systems
t a single security abstraction layer, but rather is a roblem spanning multiple abstraction levels. We use an embedded biometric authentication device to demonstratethenecessityofa...
David Hwang, Patrick Schaumont, Kris Tiri, Ingrid ...
ASAP
2008
IEEE
82views Hardware» more  ASAP 2008»
14 years 3 months ago
Run-time thread sorting to expose data-level parallelism
We address the problem of data parallel processing for computational quantum chemistry (CQC). CQC is a computationally demanding tool to study the electronic structure of molecule...
Tirath Ramdas, Gregory K. Egan, David Abramson, Ki...