Sciweavers

535 search results - page 31 / 107
» Concurrency Control: Methods, Performance, and Analysis
Sort
View
OSDI
2008
ACM
14 years 8 months ago
Gadara: Dynamic Deadlock Avoidance for Multithreaded Programs
Deadlock is an increasingly pressing concern as the multicore revolution forces parallel programming upon the average programmer. Existing approaches to deadlock impose onerous bu...
Manjunath Kudlur, Scott A. Mahlke, Stéphane...
AINA
2007
IEEE
14 years 2 months ago
Sizing Router Buffers for Large-Scale TCP/IP Networks
— We investigate the validity of reducing router buffer size in a large-scale network that includes both core networks and edge networks. We first devise a novel mathematical an...
Hiroyuki Hisamatsu, Go Hasegawa, Masayuki Murata
ASPDAC
1999
ACM
107views Hardware» more  ASPDAC 1999»
14 years 7 days ago
New Multilevel and Hierarchical Algorithms for Layout Density Control
Certain manufacturing steps in very deep submicron VLSI involve chemical-mechanical polishing CMP which has varying e ects on device and interconnect features, depending on loca...
Andrew B. Kahng, Gabriel Robins, Anish Singh, Alex...
CASES
2007
ACM
13 years 12 months ago
Performance optimal processor throttling under thermal constraints
We derive analytically, the performance optimal throttling curve for a processor under thermal constraints for a given task sequence. We found that keeping the chip temperature co...
Ravishankar Rao, Sarma B. K. Vrudhula
BMCBI
2005
121views more  BMCBI 2005»
13 years 7 months ago
Comparison of seven methods for producing Affymetrix expression scores based on False Discovery Rates in disease profiling data
Background: A critical step in processing oligonucleotide microarray data is combining the information in multiple probes to produce a single number that best captures the express...
Kerby Shedden, Wei Chen, Rork Kuick, Debashis Ghos...