Sciweavers

734 search results - page 54 / 147
» Configurable Transactional Memory
Sort
View
ICST
2010
IEEE
13 years 7 months ago
Does Hardware Configuration and Processor Load Impact Software Fault Observability?
Intermittent failures and nondeterministic behavior complicate and compromise the effectiveness of software testing and debugging. To increase the observability of software faults,...
Raza Abbas Syed, Brian Robinson, Laurie A. William...
HICSS
2005
IEEE
120views Biometrics» more  HICSS 2005»
14 years 2 months ago
Learning from Project Experiences Using a Legacy-Based Approach
As project teams become used more widely, the question of how to capitalize on the knowledge learned in these teams remains an open issue. Using previous research on transactive m...
Lynne P. Cooper, Ann Majchrzak, Samer Faraj
DATE
1999
IEEE
113views Hardware» more  DATE 1999»
14 years 1 months ago
Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems
This paper proposes a methodology to evaluate the effects of encodings on the power consumption of system-level buses in the presence of multi-level cache memories. The proposed m...
William Fornaciari, Donatella Sciuto, Cristina Sil...
SIGMETRICS
2008
ACM
111views Hardware» more  SIGMETRICS 2008»
13 years 8 months ago
Predicting the resource consumption of network intrusion detection systems
Abstract. When installing network intrusion detection systems (NIDSs), operators are faced with a large number of parameters and analysis options for tuning trade-offs between dete...
Holger Dreger, Anja Feldmann, Vern Paxson, Robin S...
IJISEC
2006
106views more  IJISEC 2006»
13 years 8 months ago
Execution transactions for defending against software failures: use and evaluation
We examine the problem of containing buffer overflow attacks in a safe and efficient manner. Briefly, we automatically augment source code to dynamically catch stack and heap-based...
Stelios Sidiroglou, Angelos D. Keromytis