Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems

This paper proposes a methodology to evaluate the effects of encodings on the power consumption of system-level buses in the presence of multi-level cache memories. The proposed model can consider any cache configuration in terms of size, associativity and block. It includes also the most widely adopted power oriented encoding techniques for data and address buses. Experimental results show how the proposed model can be effectively adopted to configure the memory hierarchy and the system bus architecture from the power point of view.

• Type: Conference
• Year: 1999
• Where: DATE
• Authors: William Fornaciari, Donatella Sciuto, Cristina Silvano
• Keywords: DATE 1999, Hardware, Multi-level Cache Memories, Power Consumption, System-level Buses