Sciweavers

734 search results - page 78 / 147
» Configurable Transactional Memory
Sort
View
FPL
2006
Springer
125views Hardware» more  FPL 2006»
14 years 14 days ago
Application-Specific Memory Interleaving for FPGA-Based Grid Computations: A General Design Technique
Many compute-intensive applications generate single result values by accessing clusters of nearby points in grids of one, two, or more dimensions. Often, the performance of FGPA i...
Tom Van Court, Martin C. Herbordt
CASES
2010
ACM
13 years 6 months ago
Improved procedure placement for set associative caches
The performance of most embedded systems is critically dependent on the memory hierarchy performance. In particular, higher cache hit rate can provide significant performance boos...
Yun Liang, Tulika Mitra
VLDB
2002
ACM
143views Database» more  VLDB 2002»
13 years 8 months ago
SQL Memory Management in Oracle9i
Complex database queries require the use of memory-intensive operators like sort and hashjoin. Those operators need memory, also referred to as SQL memory, to process their input ...
Benoît Dageville, Mohamed Zaït
ESANN
2007
13 years 10 months ago
Three-dimensional self-organizing dynamical systems for discrete structures memorizing and retrieval
The synthesis concept for dynamical system with the memory of multiple states defined with the quaternion algebra usage is considered. The system memorizes numerous configurations ...
Alexander Yudashkin
FPL
2000
Springer
119views Hardware» more  FPL 2000»
14 years 12 days ago
A Self-Reconfigurable Gate Array Architecture
Abstract. This paper presents an innovative architecture for a reconfigurable device that allows single cycle context switching and single cycle random access to the unified on-chi...
Reetinder P. S. Sidhu, Sameer Wadhwa, Alessandro M...