Sciweavers

100 search results - page 9 / 20
» Consistency Checking of RM-ODP Specifications
Sort
View
IMCSIT
2010
13 years 5 months ago
Software and hardware in the loop component for an IEC 61850 Co-Simulation platform
The deployment of IEC61850 standard in the world of substation automation system brings to the use of specific strategies for architecture testing. To validate IEC61850 architectur...
Haffar Mohamad, Thiriet Jean Marc
DATE
1999
IEEE
115views Hardware» more  DATE 1999»
14 years 1 days ago
EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability
We describe EXPRESSION, a language supporting architectural design space exploration for embedded Systems-onChip (SOC) and automatic generation of a retargetable compiler/simulato...
Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh K...
CHARME
2003
Springer
97views Hardware» more  CHARME 2003»
13 years 11 months ago
Coverage Metrics for Formal Verification
In formal verification, we verify that a system is correct with respect to a specification. Even when the system is proven to be correct, there is still a question of how complete ...
Hana Chockler, Orna Kupferman, Moshe Y. Vardi
JOT
2002
52views more  JOT 2002»
13 years 7 months ago
Negotiable Interfaces for Components
es are extended with a factorable, abstract state, and methods of interfaces are extended with state transformation behaviours. A new programming language command, the USE statemen...
Simon D. Kent, Chris Ho-Stuart, Paul Roe
ECRTS
2003
IEEE
14 years 1 months ago
Hardware-Based Solution Detecting Illegal References in Real-Time Java
The memory model used in the Real-Time Specification for Java (RTSJ) imposes strict assignment rules to or from memory areas preventing the creation of dangling pointers, and thus...
M. Teresa Higuera-Toledano