Sciweavers

605 search results - page 104 / 121
» Constrained Graph Layout
Sort
View
DATE
2005
IEEE
113views Hardware» more  DATE 2005»
14 years 2 months ago
Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures
With new sophisticated compiler technology, it is possible to schedule distant instructions efficiently. As a consequence, the amount of exploitable instruction level parallelism...
Anup Gangwar, M. Balakrishnan, Preeti Ranjan Panda...
IPSN
2003
Springer
14 years 1 months ago
Acoustic Target Tracking Using Tiny Wireless Sensor Devices
With the advancement of MEMS technologies, wireless networks consist of tiny sensor devices hold the promise of revolutionizing sensing in a wide range of application domains becau...
Qixin Wang, Wei-Peng Chen, Rong Zheng, Kihwal Lee,...
MOBICOM
2010
ACM
13 years 8 months ago
Indoor localization without the pain
While WiFi-based indoor localization is attractive, the need for a significant degree of pre-deployment effort is a key challenge. In this paper, we ask the question: can we perfo...
Krishna Chintalapudi, Anand Padmanabha Iyer, Venka...
SAC
2010
ACM
13 years 8 months ago
Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints
Voltage islanding technique in Network-on-Chip (NoC) can significantly reduce the computational energy consumption by scaling down the voltage levels of the processing elements (P...
Pavel Ghosh, Arunabha Sen
NETWORK
2008
96views more  NETWORK 2008»
13 years 8 months ago
Enabling rapid wireless system composition through layer-2 discovery
Although small mobile computers have processors whose capabilities are increasing, often they still are resource constrained in terms of performing many common computing tasks. Co...
Shivani Sud, Roy Want, Trevor Pering, Barbara Rosa...