Sciweavers

579 search results - page 53 / 116
» Constraint Validation in Model Compilers
Sort
View
110
Voted
MOR
2002
102views more  MOR 2002»
15 years 2 months ago
Facets of the Complementarity Knapsack Polytope
We present a polyhedral study of the complementarity knapsack problem. Traditionally, complementarity constraints are modeled by introducing auxiliary binary variables and additio...
Ismael R. de Farias Jr., Ellis L. Johnson, George ...
115
Voted
FGCN
2007
IEEE
15 years 8 months ago
Supporting Deadline Monotonic Policy over 802.11 MAC Layer Service Time Distribution
In this paper, we propose a real time scheduling policy over 802.11 DCF protocol called Deadline Monotonic (DM). We evaluate the performance of this policy for a simple scenario w...
Inès El Korbi, Leïla Azouz Saïdan...
111
Voted
ICPADS
2007
IEEE
15 years 8 months ago
Supporting deadline monotonic policy over 802.11 average service time analysis
In this paper, we propose a real time scheduling policy over 802.11 DCF protocol called Deadline Monotonic (DM). We evaluate the performance of this policy for a simple scenario w...
Inès El Korbi, Leïla Azouz Saïdan...
97
Voted
ISLPED
2000
ACM
68views Hardware» more  ISLPED 2000»
15 years 6 months ago
Speeding up power estimation of embedded software
Power is increasingly becoming a design constraint for embedded systems. A processor is responsible for energy consumption on account of the software component of the embedded sys...
Akshaye Sama, J. F. M. Theeuwen, M. Balakrishnan
124
Voted
DATE
2004
IEEE
114views Hardware» more  DATE 2004»
15 years 6 months ago
Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks
Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures ...
Zhong Wang, Xiaobo Sharon Hu