Sciweavers

7 search results - page 2 / 2
» Constraint-free analog placement with topological symmetry s...
Sort
View
ISCAS
2007
IEEE
138views Hardware» more  ISCAS 2007»
14 years 2 months ago
A Performance Driven Layout Compaction Optimization Algorithm for Analog Circuits
-- In interconnect-dominated designs, the ability to minimize layout-induced parasitic effects is crucial for rapid design closure. Deep sub-micron effects and ubiquitous interfere...
Henry H. Y. Chan, Zeljko Zilic
ASPDAC
2007
ACM
89views Hardware» more  ASPDAC 2007»
13 years 12 months ago
Structured Placement with Topological Regularity Evaluation
Abstract-- This paper introduces a new concept of floorplanning and block placement, called structured placement. Regularity is a key criterion of structured placement so that plac...
Shigetoshi Nakatake