Sciweavers

44 search results - page 7 / 9
» Continuous Level of Detail on Graphics Hardware
Sort
View
CGF
2006
173views more  CGF 2006»
13 years 7 months ago
C-BDAM - Compressed Batched Dynamic Adaptive Meshes for Terrain Rendering
We describe a compressed multiresolution representation for supporting interactive rendering of very large planar and spherical terrain surfaces. The technique, called Compressed ...
Enrico Gobbetti, Fabio Marton, Paolo Cignoni, Marc...
ICCD
2008
IEEE
119views Hardware» more  ICCD 2008»
14 years 4 months ago
Hierarchical simulation-based verification of Anton, a special-purpose parallel machine
—One of the major design verification challenges in the development of Anton, a massively parallel special-purpose machine for molecular dynamics, was to provide evidence that co...
John P. Grossman, John K. Salmon, Richard C. Ho, D...
ICCD
2006
IEEE
104views Hardware» more  ICCD 2006»
14 years 4 months ago
Guiding Architectural SRAM Models
— Caches, block memories, predictors, state tables, and other forms of on-chip memory are continuing to consume a greater portion of processor designs with each passing year. Mak...
Banit Agrawal, Timothy Sherwood
ECBS
1996
IEEE
155views Hardware» more  ECBS 1996»
14 years 3 hour ago
Model-Integrated Program Synthesis Environment
In this paper, it is shown that, through the use of Model-Integrated Program Synthesis MIPS, parallel real-time implementations of image processing data ows can be synthesized fro...
Janos Sztipanovits, Gabor Karsai, Hubertus Franke
ISPD
2006
ACM
175views Hardware» more  ISPD 2006»
14 years 1 months ago
mPL6: enhanced multilevel mixed-size placement
The multilevel placement package mPL6 combines improved implementations of the global placer mPL5 (ISPD05) and the XDP legalizer and detailed placer (ASPDAC06). It consistently pr...
Tony F. Chan, Jason Cong, Joseph R. Shinnerl, Kent...