Sciweavers

434 search results - page 74 / 87
» Core monitors: monitoring performance in multicore processor...
Sort
View
HPCA
2009
IEEE
14 years 8 months ago
PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches
As the last-level on-chip caches in chip-multiprocessors increase in size, the physical locality of on-chip data becomes important for delivering high performance. The non-uniform...
Mainak Chaudhuri
PPOPP
2009
ACM
14 years 8 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
ADT
2008
13 years 7 months ago
A service-oriented admission control strategy for class-based IP networks
The clear trend toward the integration of current and emerging applications and services in the Internet launches new demands on service deployment and management. Distributed serv...
Solange Rito Lima, Paulo Carvalho, Vasco Freitas
EUROPAR
2005
Springer
14 years 1 months ago
Integrating Mobile Devices into the Grid: Design Considerations and Evaluation
Mobile devices increasingly offer functionality beyond the one provided by traditional resources – processor, memory and applications. This includes, for example, integrated mul...
Stavros Isaiadis, Vladimir Getov
ISCA
2011
IEEE
270views Hardware» more  ISCA 2011»
12 years 11 months ago
Sampling + DMR: practical and low-overhead permanent fault detection
With technology scaling, manufacture-time and in-field permanent faults are becoming a fundamental problem. Multi-core architectures with spares can tolerate them by detecting an...
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Ve...