548 search results - page 48 / 110 » Core-Selectability in Chip Multiprocessors |
116
click to vote
ASPDAC
2010
ACM
15 years 2 months ago
2010
ACM
- In this paper, we propose a novel and global A3MAP (Architecture-Aware Analytic Mapping) algorithm applied to NoC (Networks-on-Chip) based MPSoC (Multi-Processor System-on-Chip) ...
160
click to vote
ISCA
2011
IEEE
14 years 7 months ago
2011
IEEE
Chip multiprocessors (CMPs) share a large portion of the memory subsystem among multiple cores. Recent proposals have addressed high-performance and fair management of these share...
135
click to vote
MICRO
2010
IEEE
15 years 1 months ago
2010
IEEE
Abstract--Emerging many-core chip multiprocessors will integrate dozens of small processing cores with an on-chip interconnect consisting of point-to-point links. The interconnect ...
155
click to vote
RTSS
2007
IEEE
15 years 10 months ago
2007
IEEE
In the last years, a progressive migration from single processor chips to multi-core computing devices has taken place in the general-purpose and embedded system market. The devel...
137
click to vote
ICS
1999
Tsinghua U.
15 years 8 months ago
1999
Tsinghua U.
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...