Sciweavers

1113 search results - page 127 / 223
» Counter Systems for Data Logics
Sort
View
DFT
2003
IEEE
113views VLSI» more  DFT 2003»
15 years 10 months ago
Buffer and Controller Minimisation for Time-Constrained Testing of System-On-Chip
Test scheduling and Test Access Mechanism (TAM) design are two important tasks in the development of a System-on-Chip (SOC) test solution. Previous test scheduling techniques assu...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
ITC
2003
IEEE
110views Hardware» more  ITC 2003»
15 years 10 months ago
An extension to JTAG for at-speed debug on a system
When developing new designs, debugging the prototype is important to resolve application malfunction. During this board design debug, often a few pins of an IC are measured to che...
Leon van de Logt, Frank van der Heyden, Tom Waayer...
CADE
2003
Springer
16 years 5 months ago
Automating the Dependency Pair Method
Developing automatable methods for proving termination of term rewrite systems that resist traditional techniques based on simplification orders has become an active research area ...
Nao Hirokawa, Aart Middeldorp
GECCO
2003
Springer
117views Optimization» more  GECCO 2003»
15 years 10 months ago
A Method for Handling Numerical Attributes in GA-Based Inductive Concept Learners
This paper proposes a method for dealing with numerical attributes in inductive concept learning systems based on genetic algorithms. The method uses constraints for restricting th...
Federico Divina, Maarten Keijzer, Elena Marchiori
HCI
2009
15 years 2 months ago
Agent-Based Driver Abnormality Estimation
For enhancing current driver assistance and information systems with regard to the capability to recognize an individual driver's needs, we conceive a system based on fuzzy lo...
Tony Poitschke, Florian Laquai, Gerhard Rigoll