DFT 2003 - PDF Preprint Papers

DFT 2003 IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DFT-2003 Paper

click to vote

DFT
2003
IEEE

246views VLSI» more DFT 2003»

Low Cost Convolutional Code Based Concurrent Error Detection in FSMs

14 years 5 months ago

Download www.eng.yale.edu

We discuss the use of convolutional codes to perform concurrent error detection (CED) in ﬁnite state machines (FSMs). We examine a previously proposed methodology, we identify i...

Konstantinos Rokas, Yiorgos Makris, Dimitris Gizop...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	246	Low Cost Convolutional Code Based Concurrent Error Detection in FSMs	claim
2	154	Fault Recovery Based on Checkpointing for Hard Real-Time Embedded Systems	claim
3	151	Soft-Error Detection Using Control Flow Assertions	claim
4	145	System-Level Analysis of Fault Effects in an Automotive Environment	claim
5	142	Exploiting Instruction Redundancy for Transient Fault Tolerance	claim
6	132	Level-Hybrid Optoelectronic TESH Interconnection Network	claim
7	120	Implementation and Testing of Fault-Tolerant Photodiode-Based Active Pixel Sensor (APS)	claim
8	117	Fault Tolerant Design of Combinational and Sequential Logic Based on a Parity Check Code	claim
9	114	CodSim -- A Combined Delay Fault Simulator	claim
10	113	Buffer and Controller Minimisation for Time-Constrained Testing of System-On-Chip	claim
11	108	Control Constrained Resource Partitioning for Complex SoCs	claim
12	106	Techniques for Transient Fault Sensitivity Analysis and Reduction in VLSI Circuits	claim
13	100	Scan-Based BIST Diagnosis Using an Embedded Processor	claim
14	99	Dependability Analysis of CAN Networks: An Emulation-Based Approach	claim
15	99	Quadruple Time Redundancy Adders	claim
16	98	Constrained ATPG for Broadside Transition Testing	claim
17	86	CROWNE: Current Ratio Outliers with Neighbor Estimator	claim
18	83	Yield Modeling and Analysis of a Clockless Asynchronous Wave Pipeline with Pulse Faults	claim
19	81	A Digital and Wide Power Bandwidth H-Field Generator for Automatic Test Equipment	claim
20	79	Hybrid BIST Using an Incrementally Guided LFSR	claim
21	79	Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits	claim
22	64	Hybrid BIST Time Minimization for Core-Based Systems with STUMPS Architecture	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers