Sciweavers

157 search results - page 30 / 32
» Critical national infrastructure reliability modeling and an...
Sort
View
DAC
2006
ACM
13 years 10 months ago
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor SystemOn-Chip (MPSoC) architectures have become widespread. T...
David Atienza, Pablo Garcia Del Valle, Giacomo Pac...
BMCBI
2006
99views more  BMCBI 2006»
13 years 8 months ago
A proposed metric for assessing the measurement quality of individual microarrays
Background: High-density microarray technology is increasingly applied to study gene expression levels on a large scale. Microarray experiments rely on several critical steps that...
Kyoungmi Kim, Grier P. Page, T. Mark Beasley, Step...
DATE
2009
IEEE
116views Hardware» more  DATE 2009»
14 years 3 months ago
An MDE methodology for the development of high-integrity real-time systems
—This paper reports on experience gained and lessons learned from an intensive investigation of model-driven engineering methodology and technology for application to high-integr...
Silvia Mazzini, Stefano Puri, Tullio Vardanega
SECON
2007
IEEE
14 years 2 months ago
The Optimum Number of OSPF Areas for MANETs
—Mobile ad hoc networks (MANETs) are a critical technology in filling the gap where the network infrastructure is insufficient or does not exist at all. The dynamic topology of...
Jangeun Jun, Mihail L. Sichitiu, Hector D. Flores,...
FAST
2010
13 years 11 months ago
Understanding Latent Sector Errors and How to Protect Against Them
Latent sector errors (LSEs) refer to the situation where particular sectors on a drive become inaccessible. LSEs are a critical factor in data reliability, since a single LSE can ...
Bianca Schroeder, Sotirios Damouras, Phillipa Gill