Sciweavers

223 search results - page 9 / 45
» Data Hiding in Compiled Program Binaries for Enhancing Compu...
Sort
View
ICS
1999
Tsinghua U.
14 years 28 days ago
An experimental evaluation of tiling and shackling for memory hierarchy management
On modern computers, the performance of programs is often limited by memory latency rather than by processor cycle time. To reduce the impact of memory latency, the restructuring ...
Induprakas Kodukula, Keshav Pingali, Robert Cox, D...
LCPC
2001
Springer
14 years 1 months ago
A Compilation Framework for Power and Energy Management on Mobile Computers
This paper discusses the potential benefits of applicationspecific power management through remote task execution. Power management is crucial for mobile devices that have to re...
Ulrich Kremer, Jamey Hicks, James M. Rehg
LCPC
2005
Springer
14 years 2 months ago
Optimizing Packet Accesses for a Domain Specific Language on Network Processors
Programming network processors remains a challenging task since their birth until recently when high-level programming environments for them are emerging. By employing domain speci...
Tao Liu, Xiao-Feng Li, Lixia Liu, Chengyong Wu, Ro...
ICS
2001
Tsinghua U.
14 years 1 months ago
Computer aided hand tuning (CAHT): "applying case-based reasoning to performance tuning"
For most parallel and high performance systems, tuning guides provide the users with advices to optimize the execution time of their programs. Execution time may be very sensitive...
Antoine Monsifrot, François Bodin
CASES
2004
ACM
14 years 2 months ago
A post-compiler approach to scratchpad mapping of code
ScratchPad Memories (SPMs) are commonly used in embedded systems because they are more energy-efficient than caches and enable tighter application control on the memory hierarchy...
Federico Angiolini, Francesco Menichelli, Alberto ...