Sciweavers

31 search results - page 2 / 7
» Database Servers on Chip Multiprocessors: Limitations and Op...
Sort
View
HPCA
2000
IEEE
14 years 3 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
ICS
2011
Tsinghua U.
13 years 2 months ago
Predictive coordination of multiple on-chip resources for chip multiprocessors
Efficient on-chip resource management is crucial for Chip Multiprocessors (CMP) to achieve high resource utilization and enforce system-level performance objectives. Existing mul...
Jian Chen, Lizy Kurian John
WEBDB
2000
Springer
135views Database» more  WEBDB 2000»
14 years 2 months ago
Active Query Caching for Database Web Servers
A substantial portion of web traffic consists of queries to database web servers. Unfortunately, a common technique to improve web scalability, proxy caching, is ineffective for da...
Qiong Luo, Jeffrey F. Naughton, Rajasekar Krishnam...
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
14 years 4 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...
VLDB
2005
ACM
113views Database» more  VLDB 2005»
14 years 4 months ago
Optimistic Intra-Transaction Parallelism on Chip Multiprocessors
With the advent of chip multiprocessors, exploiting intra-transaction parallelism is an attractive way of improving transaction performance. However, exploiting intra-transaction ...
Christopher B. Colohan, Anastassia Ailamaki, J. Gr...