Sciweavers

126 search results - page 11 / 26
» Decreasing Diagrams II
Sort
View
TVLSI
2011
265views more  TVLSI 2011»
13 years 5 months ago
Decoding-Aware Compression of FPGA Bitstreams
Abstract—Bitstream compression is important in reconfigurable system design since it reduces the bitstream size and the memory requirement. It also improves the communication ba...
Xiaoke Qin, Chetan Muthry, Prabhat Mishra
ICASSP
2009
IEEE
14 years 5 months ago
On the error exponents for detecting randomly sampled noisy diffusion processes
This paper deals with the detection of a continuous random process described by an Ornstein-Uhlenbeck (O-U) stochastic differential equation. Randomly spaced sensors or equivalent...
Walid Hachem, Eric Moulines, Jamal Najim, Fran&cce...
FPL
2004
Springer
95views Hardware» more  FPL 2004»
14 years 4 months ago
Improving FPGA Performance and Area Using an Adaptive Logic Module
This paper proposes a new adaptable FPGA logic element based on fracturable 6-LUTs, which fundamentally alters the longstanding belief that a 4-LUT is the most efficient area/delay...
Michael Hutton, Jay Schleicher, David M. Lewis, Br...
EMO
2003
Springer
81views Optimization» more  EMO 2003»
14 years 4 months ago
Solving Hierarchical Optimization Problems Using MOEAs
Abstract. In this paper, we propose an approach for solving hierarchical multi-objective optimization problems (MOPs). In realistic MOPs, two main challenges have to be considered:...
Christian Haubelt, Sanaz Mostaghim, Jürgen Te...
CSREAESA
2006
14 years 5 days ago
Towards Efficient Development of Embedded Real-Time Systems, the Component Based Approach
We present our joint view for efficient development of efficient and dependable ERTS (Embedded Real-Time Systems). This view is based on the three main viewpoints of (1) the softw...
Jukka Mäki-Turja, Mikael Nolin, Kaj Hänn...