Sciweavers

1676 search results - page 288 / 336
» Describing Software Architecture with UML
Sort
View
DCC
2007
IEEE
16 years 4 months ago
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces
Instruction and data address traces are widely used by computer designers for quantitative evaluations of new architectures and workload characterization, as well as by software de...
Milena Milenkovic, Aleksandar Milenkovic, Martin B...
131
Voted
EMSOFT
2007
Springer
15 years 10 months ago
WCET estimation for executables in the presence of data caches
This paper describes techniques to estimate the worst case execution time of executable code on architectures with data caches. The underlying mechanism is Abstract Interpretation...
Rathijit Sen, Y. N. Srikant
163
Voted
RTSS
2006
IEEE
15 years 10 months ago
Run-Time Services for Hybrid CPU/FPGA Systems on Chip
Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-pr...
Jason Agron, Wesley Peck, Erik Anderson, David L. ...
GECCO
2005
Springer
149views Optimization» more  GECCO 2005»
15 years 10 months ago
There's more to a model than code: understanding and formalizing in silico modeling experience
Mapping biology into computation has both a domain specific aspect – biological theory – and a methodological aspect – model development. Computational modelers have implici...
Janet Wiles, Nicholas Geard, James Watson, Kai Wil...
FLAIRS
2007
15 years 7 months ago
Explaining Task Processing in Cognitive Assistants that Learn
As personal assistant software matures and assumes more autonomous control of its users’ activities, it becomes more critical that this software can explain its task processing....
Deborah L. McGuinness, Alyssa Glass, Michael Wolve...