Sciweavers

9145 search results - page 1803 / 1829
» Description Logic Systems
Sort
View
DATE
2008
IEEE
145views Hardware» more  DATE 2008»
14 years 2 months ago
Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures
We present a novel methodology for design space exploration using a two-steps scheme to optimize the number of virtual channel buffers (buffers take the premier share of the route...
Mohammad Abdullah Al Faruque, Jörg Henkel
ISCA
2008
IEEE
132views Hardware» more  ISCA 2008»
14 years 2 months ago
Online Estimation of Architectural Vulnerability Factor for Soft Errors
As CMOS technology scales and more transistors are packed on to the same chip, soft error reliability has become an increasingly important design issue for processors. Prior resea...
Xiaodong Li, Sarita V. Adve, Pradip Bose, Jude A. ...
LICS
2008
IEEE
14 years 2 months ago
On the Asymptotic Nullstellensatz and Polynomial Calculus Proof Complexity
We show that the asymptotic complexity of uniformly generated (expressible in First-Order (FO) logic) propositional tautologies for the Nullstellensatz proof system (NS) as well a...
Søren Riis
SAINT
2008
IEEE
14 years 2 months ago
Distributed Sensor Information Management Architecture Based on Semantic Analysis of Sensing Data
In the ubiquitous computing environment, we believe that P2P-based context-aware application utilizing sensing data is important. However, since sensors are not placed under the c...
Tomoya Kawakami, Bich Lam Ngoc Ly, Susumu Takeuchi...
COMSWARE
2007
IEEE
14 years 2 months ago
OASiS: A Programming Framework for Service-Oriented Sensor Networks
Abstract— Wireless sensor networks consist of small, inexpensive devices which interact with the environment, communicate with each other, and perform distributed computations in...
Manish Kushwaha, Isaac Amundson, Xenofon D. Koutso...
« Prev « First page 1803 / 1829 Last » Next »