Sciweavers

9145 search results - page 1813 / 1829
» Description Logic Systems
Sort
View
ISCA
2000
IEEE
99views Hardware» more  ISCA 2000»
14 years 1 days ago
Transient fault detection via simultaneous multithreading
Smaller feature sizes, reduced voltage levels, higher transistor counts, and reduced noise margins make future generations of microprocessors increasingly prone to transient hardw...
Steven K. Reinhardt, Shubhendu S. Mukherjee
ISCC
2000
IEEE
156views Communications» more  ISCC 2000»
14 years 1 days ago
Inverse Multiplexing for ATM. Technical Operation, Applications and Performance Evaluation Study
-- In a WAN established infrastructure, one of the main problems ATM network planners and users face, when greater than T1/E1 bandwidth is required, is the high cost associated to ...
Marcos Postigo-Boix, Mónica Aguilar-Igartua...
PADS
1999
ACM
13 years 12 months ago
Shock Resistant Time Warp
In an attempt to cope with time-varying workload, traditional adaptive Time Warp protocols are designed to react in response to performance changes by altering control parameter c...
Alois Ferscha, James Johnson
FCCM
1999
IEEE
134views VLSI» more  FCCM 1999»
13 years 12 months ago
Runlength Compression Techniques for FPGA Configurations
The time it takes to reconfigure FPGAs can be a significant overhead for reconfigurable computing. In this paper we develop new compression algorithms for FPGA configurations that...
Scott Hauck, William D. Wilson
SIGMOD
1999
ACM
114views Database» more  SIGMOD 1999»
13 years 12 months ago
A Layered Architecture for Querying Dynamic Web Content
The design of webbases, database systems for supporting Webbased applications, is currently an active area of research. In this paper, we propose a 3-layer architecture for design...
Hasan Davulcu, Juliana Freire, Michael Kifer, I. V...
« Prev « First page 1813 / 1829 Last » Next »