Sciweavers

135 search results - page 10 / 27
» Design, layout and verification of an FPGA using automated t...
Sort
View
HASE
1998
IEEE
13 years 12 months ago
Analytical Partition of Software Components for Evolvable and Reliable MEMS Design Tools
Transforming software requirements into a software design involves the iterative partition of a solution into software components. The process is human-intensive and does not guar...
Carol L. Hoover, Pradeep K. Khosla
DFG
2004
Springer
13 years 11 months ago
Modeling and Formal Verification of Production Automation Systems
This paper presents the real-time model checker RAVEN and related theoretical background. RAVEN augments the efficiency of traditional symbolic model checking with possibilities to...
Jürgen Ruf, Roland J. Weiss, Thomas Kropf, Wo...
DAC
2002
ACM
14 years 8 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...
ASE
2005
102views more  ASE 2005»
13 years 7 months ago
Modular Verification of Open Features Using Three-Valued Model Checking
Feature-oriented programming organizes programs around features rather than objects, thus better supporting extensible, product-line architectures. Programming languages increasin...
Harry C. Li, Shriram Krishnamurthi, Kathi Fisler
DATE
2009
IEEE
130views Hardware» more  DATE 2009»
14 years 2 months ago
Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA
—IP-XACT is a standard for describing intellectual property metadata for System-on-Chip (SoC) integration. Reesearchers have proposed visualizing and abstracting IP-XACT objects ...
Tero Arpinen, Tapio Koskinen, Erno Salminen, Timo ...