Sciweavers

3130 search results - page 520 / 626
» Design Correctness of Digital Systems
Sort
View
146
Voted
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
15 years 10 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
169
Voted
HRI
2006
ACM
15 years 9 months ago
Daily HRI evaluation at a classroom environment: reports from dance interaction experiments
The design and development of social robots that interact and assist people in daily life requires moving into unconstrained daily-life environments. This presents unexplored meth...
Fumihide Tanaka, Javier R. Movellan, Bret Fortenbe...
176
Voted
CSCW
2004
ACM
15 years 9 months ago
Territoriality in collaborative tabletop workspaces
Researchers seeking alternatives to traditional desktop computers have begun exploring the potential collaborative benefits of digital tabletop displays. However, there are still ...
Stacey D. Scott, M. Sheelagh T. Carpendale, Kori M...
153
Voted
ISPD
2004
ACM
146views Hardware» more  ISPD 2004»
15 years 9 months ago
Power-aware clock tree planning
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
Monica Donno, Enrico Macii, Luca Mazzoni
129
Voted
ISPD
2004
ACM
97views Hardware» more  ISPD 2004»
15 years 9 months ago
Implementation and extensibility of an analytic placer
Automated cell placement is a critical problem in VLSI physical design. New analytical placement methods that simultaneously spread cells and optimize wirelength have recently rec...
Andrew B. Kahng, Qinke Wang