Sciweavers

605 search results - page 43 / 121
» Design Principles for Combiners with Memory
Sort
View
IPPS
2009
IEEE
14 years 3 months ago
Design, implementation, and evaluation of transparent pNFS on Lustre
Parallel NFS (pNFS) is an emergent open standard for parallelizing data transfer over a variety of I/O protocols. Prototypes of pNFS are actively being developed by industry and a...
Weikuan Yu, Oleg Drokin, Jeffrey S. Vetter
ICIP
2007
IEEE
14 years 10 months ago
Analysis and Integrated Architecture Design for Overlap Smooth and in-Loop Deblocking Filter in VC-1
Unlike familiar macroblock-based in-loop deblocking filter in H.264, the filters of VC-1 perform all horizontal edges (for in-loop deblocking filtering) or vertical edges (for ove...
Yen-Lin Lee, Truong Nguyen
DAC
2008
ACM
14 years 9 months ago
On the role of timing masking in reliable logic circuit design
Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...
Smita Krishnaswamy, Igor L. Markov, John P. Hayes
AAAIDEA
2005
IEEE
14 years 2 months ago
Design and Evaluation of Diffserv Functionalities in the MPLS Edge Router Architecture
—Differentiated Service (DiffServ) in combination with Multi-Protocol Label Switching (MPLS) is a promising technology in converting the best-effort Internet into a QoS-capable n...
Wei-Chu Lai, Kuo-Ching Wu, Ting-Chao Hou
CRV
2006
IEEE
192views Robotics» more  CRV 2006»
14 years 13 days ago
Design and analysis of a framework for real-time vision-based SLAM using Rao-Blackwellised particle filters
This paper addresses the problem of simultaneous localization and mapping (SLAM) using vision-based sensing. We present and analyse an implementation of a RaoBlackwellised particl...
Robert Sim, Pantelis Elinas, Matt Griffin, Alex Sh...