Sciweavers

401 search results - page 17 / 81
» Design Technology for Networked Reconfigurable FPGA Platform...
Sort
View
128
Voted
MAM
2006
95views more  MAM 2006»
15 years 3 months ago
Stochastic spatial routing for reconfigurable networks
FPGA placement and routing is time consuming, often serving as the major obstacle inhibiting a fast edit-compile-test loop in prototyping and development and the major obstacle pr...
André DeHon, Randy Huang, John Wawrzynek
124
Voted
DAC
1998
ACM
16 years 4 months ago
Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs
The logic blocks CLBs of a lookup table LUT based FPGA consist of one or more LUTs, possibly of di erent sizes. In this paper, we focus on technology mapping for CLBs with several...
Madhukar R. Korupolu, K. K. Lee, D. F. Wong
152
Voted
CONCURRENCY
2006
169views more  CONCURRENCY 2006»
15 years 3 months ago
A component-based middleware framework for configurable and reconfigurable Grid computing
Significant progress has been made in the design and development of Grid middleware which, in its present form, is founded on service-oriented architecture and web services techno...
Geoff Coulson, Paul Grace, Gordon S. Blair, Wei Ca...
113
Voted
TVLSI
2008
92views more  TVLSI 2008»
15 years 3 months ago
Reconfigurable Architecture for Network Flow Analysis
This paper describes a reconfigurable architecture based on field-programmable gate-array (FPGA) technology for monitoring and analyzing network traffic at increasingly high networ...
Sherif Yusuf, Wayne Luk, Morris Sloman, Naranker D...
123
Voted
ARCS
2006
Springer
15 years 7 months ago
An Operating System Infrastructure for Fault-Tolerant Reconfigurable Networks
Abstract. Dynamic hardware reconfiguration is becoming a key technology in embedded system design that offers among others new potentials in dependable computing. To make system de...
Dirk Koch, Thilo Streichert, Steffen Dittrich, Chr...