Sciweavers

401 search results - page 37 / 81
» Design Technology for Networked Reconfigurable FPGA Platform...
Sort
View
ICCD
2001
IEEE
112views Hardware» more  ICCD 2001»
16 years 26 days ago
Run-Time Execution of Reconfigurable Hardware in a Java Environment
We present tools that support the runtime execution of applications that mix software running on networks of workstations and reconfigurable hardware. We use JHDL to describe the ...
Laurie A. Smith King, Heather Quinn, Miriam Leeser...
110
Voted
BELL
2006
71views more  BELL 2006»
15 years 4 months ago
Design tools for transparent optical networks
s span three levels of abstraction, from routing and reconfigurable add/drop multiplexer (ROADM) choice, to span engineering, to power dynamics simulation. Each level represents a ...
Chandra Chekuri, Paul Claisse, René-Jean Es...
LCPC
2001
Springer
15 years 8 months ago
Bridging the Gap between Compilation and Synthesis in the DEFACTO System
Abstract. The DEFACTO project - a Design Environment For Adaptive Computing TechnOlogy - is a system that maps computations, expressed in high-level languages such as C, directly o...
Pedro C. Diniz, Mary W. Hall, Joonseok Park, Byoun...
ISCAS
2007
IEEE
123views Hardware» more  ISCAS 2007»
15 years 10 months ago
Evaluating Network-on-Chip for Homogeneous Embedded Multiprocessors in FPGAs
— This paper presents performance and area evaluation of a homogeneous multiprocessor communication system based on network-on-chip (NoC) in FPGA platforms. Two homogenous chip m...
Henrique C. Freitas, Dalton M. Colombo, Fernanda L...
SBCCI
2006
ACM
139views VLSI» more  SBCCI 2006»
15 years 10 months ago
Infrastructure for dynamic reconfigurable systems: choices and trade-offs
Platform-based design is a method to implement complex SoCs, avoiding chip design from scratch. A promising evolution of platform-based design are MPSoC. Such generic architecture...
Leandro Möller, Rafael Soares, Ewerson Carval...