Sciweavers

177 search results - page 23 / 36
» Design and Accuracy Evaluation of High Speed and High Precis...
Sort
View
HPCA
2007
IEEE
14 years 7 months ago
A Scalable, Non-blocking Approach to Transactional Memory
Transactional Memory (TM) provides mechanisms that promise to simplify parallel programming by eliminating the need for locks and their associated problems (deadlock, livelock, pr...
Hassan Chafi, Jared Casper, Brian D. Carlstrom, Au...
FPGA
2009
ACM
273views FPGA» more  FPGA 2009»
14 years 2 months ago
A parallel/vectorized double-precision exponential core to accelerate computational science applications
Many natural processes exhibit exponential decay and, consequently, computational scientists make extensive use of e−x in computer simulation experiments. While it is common to ...
Robin Pottathuparambil, Ron Sass
TECS
2008
122views more  TECS 2008»
13 years 7 months ago
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
Gunar Schirner, Rainer Dömer
ICPADS
2006
IEEE
14 years 1 months ago
On-line Evolutionary Resource Matching for Job Scheduling in Heterogeneous Grid Environments
In this paper, we describe a resource matcher (RM) developed for the on-line resource matching in heterogeneous grid environments. RM is based on the principles of Evolutionary Al...
Vijay K. Naik, Pawel Garbacki, Krishna Kummamuru, ...
WCNC
2008
IEEE
14 years 1 months ago
Performance Improvement for Multichannel HARQ Protocol in Next Generation WiMAX System
Hybrid automatic repeat-request (HARQ) is critical to an IEEE 802.16e OFDMA network, as it can significantly improve the reliability of wireless link. However, as revealed by our...
Zhifeng Tao, Anfei Li, Jinyun Zhang, Toshiyuki Kuz...