665 search results - page 48 / 133 » Design and Analysis of a Dynamically Reconfigurable Network ... |
DAC
2010
ACM
13 years 10 months ago
2010
ACM
In this study, we propose the use of specialized influence models to capture the dynamic behavior of a Network-onChip (NoC). Our goal is to construct a versatile modeling framewor...
DSN
2005
IEEE
13 years 11 months ago
2005
IEEE
Soft errors are a growing concern for processor reliability. Recent work has motivated architecture-level studies of soft errors since the architecture can mask many raw errors an...
TC
2008
13 years 9 months ago
2008
On-chip interconnection networks (OCINs) have emerged as a modular and scalable solution for wire delay constraints in deep submicron VLSI design. OCIN research has shown that the ...
INFOCOM
2009
IEEE
14 years 3 months ago
2009
IEEE
—This paper proposes a VIrtual Scanning Algorithm (VISA), tailored and optimized for road network surveillance. Our design uniquely leverages upon the facts that (i) the movement...
SIGCOMM
2009
ACM
14 years 3 months ago
2009
ACM
Communication networks are growing exponentially, and new services and applications are being introduced unceasingly. To meet the demands of these services and applications, curre...