Sciweavers

761 search results - page 12 / 153
» Design and Analysis of a Robust Pipelined Memory System
Sort
View
BMCBI
2010
136views more  BMCBI 2010»
13 years 7 months ago
The IronChip evaluation package: a package of perl modules for robust analysis of custom microarrays
Background: Gene expression studies greatly contribute to our understanding of complex relationships in gene regulatory networks. However, the complexity of array design, producti...
Yevhen Vainshtein, Mayka Sanchez, Alvis Brazma, Ma...
DATE
2006
IEEE
140views Hardware» more  DATE 2006»
14 years 1 months ago
A hybrid framework for design and analysis of fault-tolerant architectures
It is anticipated that self assembled ultra-dense nanomemories will be more susceptible to manufacturing defects and transient faults than conventional CMOS-based memories, thus t...
Debayan Bhaduri, Sandeep K. Shukla, Deji Coker, Va...
GLOBECOM
2007
IEEE
14 years 1 months ago
The Design and Analysis of Protocol Sequences for Robust Wireless Accessing
Abstract—In this paper, a family of linear congruence sequences with interesting cross-correlation properties is investigated for potential applications in defining new multiple...
Chung Shue Chen, Wing Shing Wong, Yeqiong Song
SAMOS
2005
Springer
14 years 1 months ago
Micro-architecture Performance Estimation by Formula
An analytical performance model for out of order issue superscalar micro-processors is presented. This model quantifies the performance impacts of micro-architecture design option...
Lucanus J. Simonson, Lei He
IOLTS
2008
IEEE
117views Hardware» more  IOLTS 2008»
14 years 1 months ago
Verification and Analysis of Self-Checking Properties through ATPG
Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient err...
Marc Hunger, Sybille Hellebrand