Sciweavers

455 search results - page 6 / 91
» Design and Evaluation of a High Performance Dynamically Exte...
Sort
View
DATE
2007
IEEE
160views Hardware» more  DATE 2007»
14 years 2 months ago
FPGA-based networking systems for high data-rate and reliable in-vehicle communications
The amount of electronic systems introduced in vehicles is continuously increasing: X-by-wire, complex electronic control systems and above all future applications such as automot...
Sergio Saponara, Esa Petri, Marco Tonarelli, Iacop...
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
14 years 3 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim

Publication
314views
15 years 7 months ago
LED: Load Early Detection: A Congestion Control Algorithm based on Router Traffic Load
Efficient bandwidth allocation and low delays remain important goals, expecially in high-speed networks. Existing end-to-end congestion control schemes (such as TCP+AQM/RED) have s...
A. Durresi, P. Kandikuppa, M. Sridharan, S. Chella...
ANCS
2008
ACM
13 years 10 months ago
A remotely accessible network processor-based router for network experimentation
Over the last decade, programmable Network Processors (NPs) have become widely used in Internet routers and other network components. NPs enable rapid development of complex packe...
Charlie Wiseman, Jonathan S. Turner, Michela Becch...
IWSOS
2009
Springer
14 years 3 months ago
Self-organization of Internet Paths
The Internet consists of a constantly evolving complex hierarchical architecture where routers are grouped into autonomous systems (ASes) that interconnect to provide global connec...
Tom Kleiberg, Piet Van Mieghem