Sciweavers

243 search results - page 13 / 49
» Design and Implementation of a CFAR Processor for Target Det...
Sort
View
ICC
2009
IEEE
139views Communications» more  ICC 2009»
13 years 5 months ago
Distributed Intrusion Detection with Intelligent Network Interfaces for Future Networks
Abstract--Intrusion detection remains an important and challenging task in current and next generation networks (NGN). Emerging technologies such as multi-core processors and virtu...
Yan Luo, Ke Xiang, Jie Fan, Chunhui Zhang
CASES
2009
ACM
14 years 2 months ago
Fine-grain performance scaling of soft vector processors
Embedded systems are often implemented on FPGA devices and 25% of the time [2] include a soft processor— a processor built using the FPGA reprogrammable fabric. Because of their...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
IEEEHPCS
2010
13 years 6 months ago
3-SAT on CUDA: Towards a massively parallel SAT solver
This work presents the design and implementation of a massively parallel 3-SAT solver, specifically targeting random problem instances. Our approach is deterministic and features ...
Quirin Meyer, Fabian Schonfeld, Marc Stamminger, R...
DATE
2007
IEEE
125views Hardware» more  DATE 2007»
14 years 2 months ago
Simulation platform for UHF RFID
1 Developing modern integrated and embedded systems require well-designed processes to ensure flexibility and independency. These features are related to exchangeability of hardw...
Vojtech Derbek, Christian Steger, Reinhold Weiss, ...
HIPEAC
2007
Springer
14 years 1 months ago
Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches
Caches are designed to provide the best tradeoff between access speed and capacity for a set of target applications. Unfortunately, different applications, and even different phas...
Sonia López, Steve Dropsho, David H. Albone...