Sciweavers

243 search results - page 24 / 49
» Design and Implementation of a CFAR Processor for Target Det...
Sort
View
ISSS
2002
IEEE
139views Hardware» more  ISSS 2002»
14 years 17 days ago
Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study
We present a system-level design and programming method for embedded multiprocessor systems. The aim of the method is to improve the design time and design quality by providing a ...
Erwin A. de Kock
ISQED
2006
IEEE
94views Hardware» more  ISQED 2006»
14 years 1 months ago
System-Level SRAM Yield Enhancement
It is well known that SRAM constitutes a large portion of modern integrated circuits, with 80% or more of the total transistors being dedicated to SRAM in a typical processor or S...
Fadi J. Kurdahi, Ahmed M. Eltawil, Young-Hwan Park...
TCSV
2008
102views more  TCSV 2008»
13 years 7 months ago
The Technique of Prescaled Integer Transform: Concept, Design and Applications
Integer cosine transform (ICT) is adopted by H.264/AVC for its bit-exact implementation and significant complexity reduction compared to the discrete cosine transform (DCT) with an...
Cixun Zhang, Lu Yu, Jian Lou, Wai-kuen Cham, Jie D...
IPPS
2008
IEEE
14 years 2 months ago
High performance MPEG-2 software decoder on the cell broadband engine
The Sony-Toshiba-IBM Cell Broadband Engine is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD coprocessing units (SPEs) ...
David A. Bader, Sulabh Patel
ISCA
2009
IEEE
199views Hardware» more  ISCA 2009»
14 years 2 months ago
SigRace: signature-based data race detection
Detecting data races in parallel programs is important for both software development and production-run diagnosis. Recently, there have been several proposals for hardware-assiste...
Abdullah Muzahid, Darío Suárez Graci...