243 search results - page 5 / 49 » Design and Implementation of a CFAR Processor for Target Det... |
130
click to vote
DAC
1997
ACM
15 years 8 months ago
1997
ACM
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
135
Voted
JIRS
2007
15 years 4 months ago
2007
A detailed step-by-step approach is presented to optimize, standardize, and automate the process of unmanned vehicle controller design, evaluation, validation and verification, fol...
185
Voted
ISCI
2011
14 years 11 months ago
2011
It is well known that software maintenance and evolution are expensive activities, both in terms of invested time and money. Reverse engineering activities support the obtainment ...
131
click to vote
MICRO
2000
IEEE
15 years 7 months ago
2000
IEEE
Conventional microarchitectures choose a single memory hierarchy design point targeted at the average application. In this paper, we propose a cache and TLB layout and design that...
133
click to vote
SIGADA
2001
Springer
15 years 8 months ago
2001
Springer
The last years have seen an increasing, albeit restricted simulation of large-scale networks on shared memory parallel platforms. As the complexity of communication protocols and ...