Sciweavers

249 search results - page 4 / 50
» Design and Implementation of the NUMAchine Multiprocessor
Sort
View
ISCA
1994
IEEE
104views Hardware» more  ISCA 1994»
14 years 16 days ago
Exploring the Design Space for a Shared-Cache Multiprocessor
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
Basem A. Nayfeh, Kunle Olukotun
DAC
1996
ACM
14 years 17 days ago
Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools
This paper provides a case study that shows how a demanding application stresses the capabilities of today's CAD tools, especially in the integration of products from multipl...
Stephen Dean Brown, Naraig Manjikian, Zvonko G. Vr...
ASAP
2009
IEEE
98views Hardware» more  ASAP 2009»
13 years 6 months ago
A Power-Scalable Switch-Based Multi-processor FFT
This paper examines the architecture, algorithm and implementation of a switch-based multi-processor realization of the fast Fourier transform (FFT). The architecture employs M pr...
Bassam Jamil Mohd, Earl E. Swartzlander Jr.
IWMM
2000
Springer
108views Hardware» more  IWMM 2000»
13 years 12 months ago
Implementing an On-the-Fly Garbage Collector for Java
Java uses garbage collection (GC) for the automatic reclamation of computer memory no longer required by a running application. GC implementations for Java Virtual Machines (JVM) ...
Tamar Domani, Elliot K. Kolodner, Ethan Lewis, Eli...
JPDC
2007
167views more  JPDC 2007»
13 years 8 months ago
On the design of high-performance algorithms for aligning multiple protein sequences on mesh-based multiprocessor architectures
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...
Diana H. P. Low, Bharadwaj Veeravalli, David A. Ba...