Sciweavers

862 search results - page 145 / 173
» Design and Implementation of the TRIPS Primary Memory System
Sort
View
LCPC
2005
Springer
14 years 26 days ago
Titanium Performance and Potential: An NPB Experimental Study
Titanium is an explicitly parallel dialect of JavaTM designed for high-performance scientific programming. It offers objectorientation, strong typing, and safe memory management...
Kaushik Datta, Dan Bonachea, Katherine A. Yelick
PVM
2005
Springer
14 years 25 days ago
New User-Guided and ckpt-Based Checkpointing Libraries for Parallel MPI Applications
We present design and implementation details as well as performance results for two new parallel checkpointing libraries developed by us for parallel MPI applications. The first o...
Pawel Czarnul, Marcin Fraczak
CCGRID
2004
IEEE
13 years 11 months ago
Unifier: unifying cache management and communication buffer management for PVFS over InfiniBand
The advent of networking technologies and high performance transport protocols facilitates the service of storage over networks. However, they pose challenges in integration and i...
Jiesheng Wu, Pete Wyckoff, Dhabaleswar K. Panda, R...
FPL
2006
Springer
124views Hardware» more  FPL 2006»
13 years 11 months ago
A Dynamically Reconfigurable Queue Scheduler
In this paper we present the design and implementation of a dynamically reconfigurable system for packet queue scheduling. Two widely accepted queue schedulers have been implement...
Christoforos Kachris, Stamatis Vassiliadis
MICRO
2006
IEEE
88views Hardware» more  MICRO 2006»
13 years 7 months ago
SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback
Low-overhead checkpointing and rollback is a popular technique for fault recovery. While different approaches are possible, hardware-supported checkpointing and rollback at the ca...
Radu Teodorescu, Jun Nakano, Josep Torrellas