Sciweavers

529 search results - page 25 / 106
» Design and Test Space Exploration of Transport-Triggered Arc...
Sort
View
VLSID
2008
IEEE
142views VLSI» more  VLSID 2008»
14 years 3 months ago
Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures
With the shift towards deep sub-micron (DSM) technologies, the increase in leakage power and the adoption of poweraware design methodologies have resulted in potentially significa...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
ICCAD
2001
IEEE
86views Hardware» more  ICCAD 2001»
14 years 5 months ago
System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip
In this work, we provide a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurat...
Tony Givargis, Frank Vahid, Jörg Henkel
ISCAS
2003
IEEE
123views Hardware» more  ISCAS 2003»
14 years 2 months ago
Fast prototyping of reconfigurable architectures from a C program
Rapid evaluation and design space exploration at the algorithmic level are important issues in the design cycle. In this paper we propose an original area vs delay estimation meth...
Sebastien Bilavarn, Guy Gogniat, Jean Luc Philippe...
CMOT
2011
13 years 10 days ago
A generic architecture for redesign of organizations triggered by changing environmental circumstances
Artificial Intelligence has contributed (formal) design models and software support tools to application areas such as architecture, engineering and software design. This paper exp...
Mark Hoogendoorn, Catholijn M. Jonker, Jan Treur
MOBICOM
2003
ACM
14 years 2 months ago
Manycast: exploring the space between anycast and multicast in ad hoc networks
The characteristics of ad hoc networks naturally encourage the deployment of distributed services. Although current networks implement group communication methods, they do not sup...
Casey Carter, Seung Yi, Prashant Ratanchandani, Ro...