Sciweavers

254 search results - page 11 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
VLSID
2005
IEEE
158views VLSI» more  VLSID 2005»
14 years 7 months ago
Algorithmic Implementation of Low-Power High Performance FIR Filtering IP Cores
This paper presents two schemes for the implementation of high performance and low power FIR filtering Intellectual Property (IP) cores. Low power is achieved through the utilizat...
C. H. Wang, Ahmet T. Erdogan, Tughrul Arslan
GLVLSI
2007
IEEE
162views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Design of an UHF RFID transponder for secure authentication
RFID technology increases rapidly its applicability in new areas of interest without guaranteeing security and privacy issues. This paper presents a new architecture of an RFID tr...
Paolo Bernardi, Filippo Gandino, Bartolomeo Montru...
SIGCOMM
2010
ACM
13 years 7 months ago
Fived: a service-based architecture implementation to innovate at the endpoints
Security functions such as access control, encryption and authentication are typically left up to applications on the modern Internet. There is no unified system to implement thes...
D. J. Capelis, Darrell D. E. Long
ASPDAC
2004
ACM
98views Hardware» more  ASPDAC 2004»
14 years 25 days ago
Enabling on-chip diversity through architectural communication design
- In this paper, we explore a new concept, called on-chip diversity, and introduce a design methodology for such emerging systems. Simply speaking, on-chip diversity means mixing d...
Tudor Dumitras, Sam Kerner, Radu Marculescu
VLSID
2008
IEEE
122views VLSI» more  VLSID 2008»
14 years 1 months ago
Implementing the Best Processor Cores
It is well-known that varying architectural, technological and implementation aspects of embedded microprocessors, such as ARM, can produce widely differing performance and power ...
Vamsi Boppana, Rahoul Varma, S. Balajee