Sciweavers

1301 search results - page 127 / 261
» Design and architectures for dependable embedded systems
Sort
View
DATE
2003
IEEE
151views Hardware» more  DATE 2003»
14 years 2 months ago
SPIN: A Scalable, Packet Switched, On-Chip Micro-Network
This paper presents the SPIN micro-network that is a generic, scalable interconnect architecture for system on chip. The SPIN architecture relies on packet switching and point-to-...
Adrijean Andriahantenaina, Hervé Charlery, ...
ICCAD
2003
IEEE
127views Hardware» more  ICCAD 2003»
14 years 5 months ago
A Probabilistic-Based Design Methodology for Nanoscale Computation
As current silicon-based techniques fast approach their practical limits, the investigation of nanoscale electronics, devices and system architectures becomes a central research p...
R. Iris Bahar, Joseph L. Mundy, Jie Chen
KBSE
2008
IEEE
14 years 3 months ago
Using Cluster Analysis to Improve the Design of Component Interfaces
For large software systems, interface structure has an important impact on their maintainability and build performance. For example, for complex systems written in C, recompilatio...
Rahmat Adnan, Bas Graaf, Arie van Deursen, Joost Z...
ESTIMEDIA
2006
Springer
14 years 18 days ago
A Mixed-level Co-simulation Method for System-level Design Space Exploration
The Sesame modeling and simulation framework aims at efficient system-level design space exploration of embedded multimedia systems. A primary objective of Sesame is the ion at mu...
Mark Thompson, Andy D. Pimentel, Simon Polstra, Ca...
CASES
2005
ACM
13 years 11 months ago
Architectural support for real-time task scheduling in SMT processors
In Simultaneous Multithreaded (SMT) architectures most hardware resources are shared between threads. This provides a good cost/performance trade-off which renders these architec...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...