Sciweavers

231 search results - page 10 / 47
» Design issues for dynamic voltage scaling
Sort
View
ISCAPDCS
2008
13 years 8 months ago
Parallel Embedded Systems: Where Real-Time and Low-Power Meet
This paper introduces a combination of models and proofs for optimal power management via Dynamic Frequency Scaling and Dynamic Voltage Scaling. The approach is suitable for syste...
Zdravko Karakehayov, Yu Guo
MICRO
2005
IEEE
144views Hardware» more  MICRO 2005»
14 years 28 days ago
A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance
Dynamic voltage and frequency scaling (DVFS) is an effective technique for controlling microprocessor energy and performance. Existing DVFS techniques are primarily based on hardw...
Qiang Wu, Margaret Martonosi, Douglas W. Clark, Vi...
DATE
2005
IEEE
96views Hardware» more  DATE 2005»
14 years 1 months ago
DVS for On-Chip Bus Designs Based on Timing Error Correction
On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching patter...
Himanshu Kaul, Dennis Sylvester, David Blaauw, Tre...
ICCAD
2007
IEEE
131views Hardware» more  ICCAD 2007»
14 years 4 months ago
Low-overhead design technique for calibration of maximum frequency at multiple operating points
— Determination of maximum operating frequencies (Fmax) during manufacturing test at different operating voltages is required to: (a) to ensure that, for a Dynamic Voltage and Fr...
Somnath Paul, Sivasubramaniam Krishnamurthy, Hamid...
ISCAS
2007
IEEE
136views Hardware» more  ISCAS 2007»
14 years 1 months ago
Feed-Forward Pulse Width Modulation for High Line Regulation Buck or Boost Converters
—A novel feed-forward pulse width modulation (FF-PWM) technique is proposed for improving line regulation of buck or boost (BOB) converters. In order to provide a regulated suppl...
Huan-Jen Yang, Ke-Horng Chen, Yung-Pin Lee