Sciweavers

477 search results - page 84 / 96
» Design patterns in separation logic
Sort
View
VLSID
2005
IEEE
131views VLSI» more  VLSID 2005»
14 years 10 months ago
Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
Abstract-- We present two-dimensional (space/time) compression techniques that reduce test data volume and test application time for scan testing of intellectual property (IP) core...
Lei Li, Krishnendu Chakrabarty, Seiji Kajihara, Sh...
TLDI
2010
ACM
218views Formal Methods» more  TLDI 2010»
14 years 7 months ago
Pointwise generalized algebraic data types
In the GADT (Generalized Algebraic Data Types) type system, a pattern-matching branch can draw type information from both the scrutinee type and the data constructor type. Even th...
Chuan-kai Lin, Tim Sheard
VTS
2007
IEEE
143views Hardware» more  VTS 2007»
14 years 4 months ago
RTL Test Point Insertion to Reduce Delay Test Volume
In this paper, a novel test point insertion methodology is presented for RTL designs that aims to reduce the data volume of scan-based transition delay tests. Test points are iden...
Kedarnath J. Balakrishnan, Lei Fang
PPOPP
2006
ACM
14 years 4 months ago
Proving correctness of highly-concurrent linearisable objects
We study a family of implementations for linked lists using finegrain synchronisation. This approach enables greater concurrency, but correctness is a greater challenge than for ...
Viktor Vafeiadis, Maurice Herlihy, Tony Hoare, Mar...
HT
2005
ACM
14 years 3 months ago
Information visualization for an intrusion detection system
— Spatial hypertext was developed from studies of how humans deal with information overflow particularly in situations where data needed to be interpreted quickly. Intrusion det...
James Blustein, Ching-Lung Fu, Daniel L. Silver