Sciweavers

462 search results - page 4 / 93
» Design space exploration for 3D architectures
Sort
View
BCSHCI
2009
13 years 11 months ago
Initial explorations into the user experience of 3D file browsing
We present an initial exploration into the usability of 3D file browsing. To explore the 3D file browsing technique design space, we analyzed the existing literature and developed...
Anamary Leal, Chadwick A. Wingrave, Joseph J. LaVi...
ISCA
2008
IEEE
188views Hardware» more  ISCA 2008»
14 years 4 months ago
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
Dongkook Park, Soumya Eachempati, Reetuparna Das, ...
ISCA
2007
IEEE
110views Hardware» more  ISCA 2007»
14 years 4 months ago
A novel dimensionally-decomposed router for on-chip communication in 3D architectures
Much like multi-storey buildings in densely packed metropolises, three-dimensional (3D) chip structures are envisioned as a viable solution to skyrocketing transistor densities an...
Jongman Kim, Chrysostomos Nicopoulos, Dongkook Par...
CGVR
2008
13 years 11 months ago
Generating Smooth Virtual Reality Maps Using 3D Building Blocks
- In this paper, we describe a 3D modeling program called RMBL3D, Realistic Maps Built like Legos, which manipulates the architectural repetition in building structures to produce ...
Bradley J. Wimpey, Walter D. Potter
GIS
2010
ACM
13 years 4 months ago
Supporting 3D route planning in indoor space based on the LEGO representation
With the prevalence of car navigation systems, indoor navigation systems are increasingly attracting attention in the indoor research area. However, the available models for indoo...
Wenjie Yuan, Markus Schneider