Sciweavers

96 search results - page 16 / 20
» Design space exploration of caches using compressed traces
Sort
View
MICRO
2008
IEEE
137views Hardware» more  MICRO 2008»
14 years 3 months ago
Tradeoffs in designing accelerator architectures for visual computing
Visualization, interaction, and simulation (VIS) constitute a class of applications that is growing in importance. This class includes applications such as graphics rendering, vid...
Aqeel Mahesri, Daniel R. Johnson, Neal C. Crago, S...
AES
2005
Springer
137views Cryptology» more  AES 2005»
13 years 8 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
ICCAD
2009
IEEE
128views Hardware» more  ICCAD 2009»
13 years 6 months ago
PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM
Phase-change random access memory (PCRAM) is an emerging memory technology with attractive features, such as fast read access, high density, and non-volatility. Because of these a...
Xiangyu Dong, Norman P. Jouppi, Yuan Xie
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
14 years 23 days ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
ISPASS
2005
IEEE
14 years 2 months ago
Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites
Performance evaluation using only a subset of programs from a benchmark suite is commonplace in computer architecture research. This is especially true during early design space e...
Aashish Phansalkar, Ajay Joshi, Lieven Eeckhout, L...