Sciweavers

5672 search results - page 1086 / 1135
» Design techniques for low-power systems
Sort
View
LCTRTS
2007
Springer
16 years 4 days ago
Addressing instruction fetch bottlenecks by using an instruction register file
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
Stephen Roderick Hines, Gary S. Tyson, David B. Wh...
OOPSLA
2007
Springer
16 years 3 days ago
Scalable omniscient debugging
Omniscient debuggers make it possible to navigate backwards in time within a program execution trace, drastically improving the task of debugging complex applications. Still, they...
Guillaume Pothier, Éric Tanter, José...
CCECE
2006
IEEE
16 years 1 days ago
Survey of Biological High Performance Computing: Algorithms, Implementations and Outlook Research
During recent years there has been an explosive growth of biological data coming from genome projects, proteomics, protein structure determination, and the rapid expansion in digi...
Nasreddine Hireche, J. M. Pierre Langlois, Gabriel...
IPPS
2006
IEEE
16 years 17 hour ago
Parallel genetic algorithm for SPICE model parameter extraction
Models of simulation program with integrated circuit emphasis (SPICE) are currently playing a central role in the connection between circuit design and chip fabrication communitie...
Yiming Li, Yen-Yu Cho
LAWEB
2006
IEEE
16 years 7 hour ago
OWeB: A Framework for Offline Web Browsing
Internet browsing is highly dependent on the real-time network availability and speed. This becomes a significant constraint when browsing over slow and intermittent networks. In ...
Ganesh Ananthanarayanan, Sean Olin Blagsvedt, Kent...
« Prev « First page 1086 / 1135 Last » Next »