Sciweavers

2945 search results - page 518 / 589
» Designing and Implementing Malicious Hardware
Sort
View
TVLSI
2002
100views more  TVLSI 2002»
15 years 4 months ago
Architectural strategies for low-power VLSI turbo decoders
Abstract--The use of "turbo codes" has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is requir...
Guido Masera, M. Mazza, Gianluca Piccinini, F. Vig...
IMC
2010
ACM
15 years 2 months ago
High speed network traffic analysis with commodity multi-core systems
Multi-core systems are the current dominant trend in computer processors. However, kernel network layers often do not fully exploit multi-core architectures. This is due to issues...
Francesco Fusco, Luca Deri
ICASSP
2011
IEEE
14 years 8 months ago
CROWDMOS: An approach for crowdsourcing mean opinion score studies
MOS (mean opinion score) subjective quality studies are used to evaluate many signal processing methods. Since laboratory quality studies are time consuming and expensive, researc...
Flavio Ribeiro, Dinei A. F. Florêncio, Cha Z...
ICIP
2006
IEEE
16 years 6 months ago
FPGA Architecture for Real-Time Video Noise Estimation
This paper proposes a hardware architecture of a video noise estimation algorithm capable of real-time processing. The objectives consist of adapting a computationally demanding n...
Francois-Xavier Lapalme, Aishy Amer, Chunyan Wang
ASPLOS
2009
ACM
16 years 5 months ago
Complete information flow tracking from the gates up
For many mission-critical tasks, tight guarantees on the flow of information are desirable, for example, when handling important cryptographic keys or sensitive financial data. We...
Mohit Tiwari, Hassan M. G. Wassel, Bita Mazloom, S...