Sciweavers

2945 search results - page 552 / 589
» Designing and Implementing Malicious Hardware
Sort
View
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 10 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
143
Voted
HIPEAC
2007
Springer
15 years 10 months ago
A Throughput-Driven Task Creation and Mapping for Network Processors
Abstract. Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing...
Lixia Liu, Xiao-Feng Li, Michael K. Chen, Roy Dz-C...
RTCSA
2006
IEEE
15 years 10 months ago
objSampler: A Ubiquitous Logging Tool for Recording Encounters with Real World Objects
We propose a novel tool, called objSampler, with which users can record and recall “encounters” with objects in ubiquitous computing environments. We encounter various things,...
Jun'ichi Yura, Hideaki Ogawa, Taizo Zushi, Jin Nak...
SENSYS
2006
ACM
15 years 10 months ago
Capsule: an energy-optimized object storage system for memory-constrained sensor devices
Recent gains in energy-efficiency of new-generation NAND flash storage have strengthened the case for in-network storage by data-centric sensor network applications. This paper ...
Gaurav Mathur, Peter Desnoyers, Deepak Ganesan, Pr...
VALUETOOLS
2006
ACM
167views Hardware» more  VALUETOOLS 2006»
15 years 10 months ago
Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
Jie Tao, Wolfgang Karl