Sciweavers

2945 search results - page 64 / 589
» Designing and Implementing Malicious Hardware
Sort
View
127
Voted
FPL
1998
Springer
106views Hardware» more  FPL 1998»
15 years 8 months ago
Acceleration of Satisfiability Algorithms by Reconfigurable Hardware
Abstract. We present different architectures to solve Boolean satisfiability problems in instance-specific hardware. A simulation of these architectures shows that for examples fro...
Marco Platzner, Giovanni De Micheli
MSE
2005
IEEE
118views Hardware» more  MSE 2005»
15 years 9 months ago
Use of a Soft-Core Processor in a Hardware/Software Codesign Laboratory
This paper describes our experience to date and current plans for a senior-level microelectronics laboratory course on hardware/software codesign. The course utilizes an open-sour...
Roger D. Chamberlain, John W. Lockwood, Saurabh Ga...
ICES
2003
Springer
165views Hardware» more  ICES 2003»
15 years 9 months ago
Speeding up Hardware Evolution: A Coprocessor for Evolutionary Algorithms
This paper proposes a coprocessor architecture to speed up hardware evolution. It is designed to be implemented in an FPGA with an integrated microprocessor core. The coprocessor r...
Tillmann Schmitz, Steffen G. Hohmann, Karlheinz Me...
PLDI
2011
ACM
14 years 7 months ago
Caisson: a hardware description language for secure information flow
Information flow is an important security property that must be incorporated from the ground up, including at hardware design time, to provide a formal basis for a system’s roo...
Xun Li 0001, Mohit Tiwari, Jason Oberg, Vineeth Ka...
ICES
2003
Springer
88views Hardware» more  ICES 2003»
15 years 9 months ago
POEtic Tissue: An Integrated Architecture for Bio-inspired Hardware
It is clear to all, after a moments thought, that nature has much we might be inspired by when designing our systems, for example: robustness, adaptability and complexity, to name ...
Andrew M. Tyrrell, Eduardo Sanchez, Dario Floreano...