Sciweavers

2945 search results - page 81 / 589
» Designing and Implementing Malicious Hardware
Sort
View
EUROMICRO
1998
IEEE
15 years 8 months ago
Hardware to Software Migration with Real-Time Thread Integration
This paper introduces thread integration, a new method of providing low-cost concurrency for microcontrollers and microprocessors. This post-pass compiler technology effectively i...
Alexander G. Dean, John Paul Shen
CONEXT
2008
ACM
15 years 6 months ago
Trellis: a platform for building flexible, fast virtual networks on commodity hardware
We describe Trellis, a platform for hosting virtual networks on shared commodity hardware. Trellis allows each virtual network to define its own topology, control protocols, and f...
Sapan Bhatia, Murtaza Motiwala, Wolfgang Mühl...
PODC
2011
ACM
14 years 7 months ago
On the power of hardware transactional memory to simplify memory management
Dynamic memory management is a significant source of complexity in the design and implementation of practical concurrent data structures. We study how hardware transactional memo...
Aleksandar Dragojevic, Maurice Herlihy, Yossi Lev,...
163
Voted
ANCS
2005
ACM
15 years 10 months ago
A novel reconfigurable hardware architecture for IP address lookup
IP address lookup is one of the most challenging problems of Internet routers. In this paper, an IP lookup rate of 263 Mlps (Million lookups per second) is achieved using a novel ...
Hamid Fadishei, Morteza Saheb Zamani, Masoud Sabae...
RTAS
2007
IEEE
15 years 10 months ago
Optimizing the FPGA Implementation of HRT Systems
The availability of programmable hardware devices with high density of logic elements and the possibility of implementing CPUs (called softcores) using a fraction of the FPGA area...
Marco Di Natale, Enrico Bini