2945 search results - page 98 / 589 » Designing and Implementing Malicious Hardware |
140
click to vote
FCCM
2009
IEEE
15 years 8 months ago
2009
IEEE
This paper proposes a high performance least square solver on FPGAs using the Cholesky decomposition method. Our design can be realized by iteratively adopting a single triangular...
123
click to vote
ICCD
1997
IEEE
15 years 8 months ago
1997
IEEE
In this paper, we present a parallel-array implementation of a new non-restoring square root algorithm (PASQRT). The carry-save adder (CSA) is used in the parallel array. The PASQ...
139
click to vote
FCCM
2002
IEEE
15 years 9 months ago
2002
IEEE
This paper presents an FPGA-based design and implementation of a three dimensional (3D) triangle mesh decompressor. Triangle mesh is the dominant representation of 3D geometric mo...
133
click to vote
CCS
2008
ACM
15 years 6 months ago
2008
ACM
This paper examines a new building block for next-generation networks: SNAPP, or Stateless Network-Authenticated Path Pinning. SNAPP-enabled routers securely embed their routing d...
117
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...